Raphael Polig, Kubilay Atasu, et al.
IEEE Micro
Paper
Synergistic processing in cell's multicore architecture
Abstract
Eight synergistic processor units enable the Cell Broadband Engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and SIMD processing on a wide data path. A large number of SPUs per chip provide high thread-level parallelism. © 2006 IEEE.
Related
Conference paper
Power and performance optimization at the system level
Valentina Salapura, Randy Bickford, et al.
CF 2005
Ruud Haring, Martin Ohmacht, et al.
IEEE Micro
Jinho Lee, Heesu Kim, et al.
VLDB