About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Journal of Solid-State Circuits
Paper
Design Considerations of Dense Bipolar PLA's
Abstract
This paper presents a study on the custom design of dense bipolar programmable-logic-array (PLA) circuits. Technology issues and circuit choices are addressed and the trade-offs between density and performance are discussed. It is concluded that device density is of key importance to the overall circuit density of a PLA. A very dense PLA can be designed with its decoder implemented using merged transistor logic (MTL) circuits and array crosspoints using butted-emitter transistor layout. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.