About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECS Meeting 2006
Conference paper
Current challenges in Ge MOS technology
Abstract
Germanium high mobility metal oxide field effect transistors with high-k gates are considered to be good candidates for high performance applications. To develop a viable Ge MOS technology, we are facing a number of challenges. First, we need to engineer compliant Ge substrates in order to ensure volume production at low cost. Second, we must develop adequate Ge surface passivation methodology and identify appropriate high-k gate dielectrics to combine oxide scaling below 1 nm with good electrical quality of the interfaces. Finally, we need to master processing of Ge transistors to minimize the junction leakage and enhance channel mobility by at least a factor of 3 for both n and p-channel transistors. copyright The Electrochemical Society.