About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ECS Meeting 2006
Conference paper
Substrate engineering for germanium-based CMOS technology
Abstract
Germanium has been proposed as a candidate channel material for high-performance IC devices. The most practical implementation of Ge will be to integrate the material into existing Si-based substrates. Silicon-germanium on insulator (SGOI) has the potential to serve as substrate that can bridge the misfit strain between Ge (or Ge-rich) channel layers for high-mobility pFET devices and strained Si nFET devices. The method of forming SGOI and GeOI using the thermal oxidation approach offers several advantages over competing methods such as wafer bonding. The formation of stacking faults (not oxidation induced) during the relaxation of high Ge content SGOI is suggested to be a significant limitation of this method. The process of SGOI formed by thermal oxidation and its possible use for Ge FET technology development will be critically reviewed. copyright The Electrochemical Society.