About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ESSDERC 2009
Conference paper
Comparison of VLS grown Si NW tunnel FETs with different gate stacks
Abstract
In the present work we demonstrate the fabrication of tunneling field-effect transistors (TFETs) based on VLS grown silicon nanowires (Si NWs). We have integrated two different gate stacks, a conventional one using SiO 2 and a HCO2 high-k gate stack. The use of a high-k gate dielectric markedly improves the TFET performance in terms of average slope and on-current, Ion. Furthermore, we investigate the low-temperature behaviour of the TFETs. ©2009 IEEE.