Comparison of VLS grown Si NW tunnel FETs with different gate stacks

Abstract

In the present work we demonstrate the fabrication of tunneling field-effect transistors (TFETs) based on VLS grown silicon nanowires (Si NWs). We have integrated two different gate stacks, a conventional one using SiO 2 and a HCO2 high-k gate stack. The use of a high-k gate dielectric markedly improves the TFET performance in terms of average slope and on-current, Ion. Furthermore, we investigate the low-temperature behaviour of the TFETs. ©2009 IEEE.