About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Applied Physics Letters
Paper
Charge trapping at the low- k dielectric-silicon interface probed by the conductance and capacitance techniques
Abstract
Trap states close to the interfaces in thin films of porous low- k dielectric materials are expected to affect interfacial barriers with contacts and consequently electrical leakage and reliability in these materials. These interfacial traps were investigated using capacitance and conductance measurements in metal/insulator/silicon capacitor structures composed of carbon-doped oxide low- k dielectric films with gold counterelectrodes. The measurements yielded information on the charge state of the low- k dielectric and an estimated density of traps near the Si interface of 2× 10 11 cm-2 eV-1, considerably greater than in typical SiO2 films. The effects of temperature and annealing were also investigated. An activation energy of 0.36±0.04 eV for trap filling and emptying was inferred. © 2008 American Institute of Physics.