Anshul Gupta, Charu Gupta, et al.
IEEE T-ED
Paper
Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond
Abstract
This letter investigates random dopant fluctuation transistor mismatch. The dominance of the halo implant is demonstrated experimentally and with simulation, and a compact model form is developed for improved representation of the phenomenon. © 2008 IEEE.
Related
Charu Gupta, Anshul Gupta, et al.
IEEE T-ED
Conference paper
SOI FinFET versus bulk FinFET for 10nm and below
Terence B. Hook, F. Allibert, et al.
S3S 2014
Tenko Yamashita, S. Mehta, et al.
VLSI Technology 2015