PaperSeries resistance reduction in stacked nanowire FETs for 7-nm CMOS technologyAnil K. Bansal, Ishita Jain, et al.IEEE J-EDS
PaperEffects of trap-assisted tunneling on gate-induced drain leakage in silicon-germanium channel p-type FET for scaled supply voltagesVishal A. Tiwari, Rama Divakaruni, et al.Japanese Journal of Applied Physics
PaperFinite element based three dimensional Schrödinger solver for nano-scale devicesSamarth Agarwal, Kai Xiu, et al.Journal of Computational Electronics
PaperAb initio study of metal grain orientation-dependent work function and its impact on FinFET variabilitySamarth Agarwal, Rajan Kumar Pandey, et al.IEEE T-ED
