About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2008
Conference paper
A 2.6mW 370MHz-to-2.5GHz open-loop quadrature clock generator
Abstract
An open-loop multi-octave quadrature clock generator that consists of cascaded quadrature correction stages is reported. It uses CMOS inverters. Fabricated in a 65nm CMOS process, the chip achieves frequency ranges of 1.2 octaves and 2.7 octaves for phase accuracies of ±2° and ±5°, respectively, and consumes 2.6mW from a 1V supply at 2.5GHz. ©2008 IEEE.