About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 2007
Conference paper
A 1V 18GHz clock generator in a 65nm PD-SOI technology
Abstract
Two PLLs were designed using current-steering interpolating ring oscillators. The regular-V, PLL demonstrates a 3.2× lock range and a maximum frequency of 24.6GHz with 1.28psrms jitter at 1V. The high-Vt PLL exhibits a 3.5× lock range at 6% lower frequency. The 0.18mm2 PLLs consume 16mW of power from 1V and are fabricated in a PD-SOI 65nm technology. © 2007 IEEE.