About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Journal of Solid-State Circuits
Paper
A 14-ns 4-Mb CMOS DRAM with 300-mW Active Power
Abstract
A 4-Mb high-speed DRAM (HSDRAM) has been developed and fabricated by using 0.7-μm L<inf>eff</inf> CMOS technology with PMOS arrays inside n-type wells and p-type substrate plate trench cells. The 13.18 × 6.38-mm<sup>2</sup> chip, organized as either 512K word × 8 b or 1M word × 4 b, achieves a nominal random-access time of 14 ns and a nominal column-access time of 7 ns, with a 3.6-V V<inf>cc</inf>and provision of address multiplexing. The high level of performance is achieved by using a shortsignal-path architecture with center bonding pads and a pulsed sensing scheme with a limited bit-line swing. A fast word-line boosting scheme and a two-stage word-line delay monitor provide fast word-line transition and detection. A new data output circuit, which interfaces a 3.6-V V<inf>cc</inf>to a 5-V bus with an NMOS-only driver, also contributes to the fast access speed by means of a preconditioning scheme and a boosting scheme. Limiting the bit-line voltage swing for bit-line sensing results in a low power dissipation of 300 mW for a 60-ns cycle time. © 1992 IEEE