SMIV: A 16-nm 25-mm SoC for IoT With Arm Cortex-A53, eFPGA, and Coherent Accelerators
- Sae Kyu Lee
- Paul N. Whatmough
- et al.
- 2022
- IEEE JSSC
Publications
Date
Featured collections
Popular topics
6 results for Paul N. Whatmough
DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications
- Paul N. Whatmough
- Saekyu Lee
- et al.
- 2018
- IEEE JSSC
A 16nm 25mm2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators
- Paul N. Whatmough
- Saekyu Lee
- et al.
- 2019
- VLSI Circuits 2019
A Wide Dynamic Range Sparse FC-DNN Processor with Multi-Cycle Banked SRAM Read and Adaptive Clocking in 16nm FinFET
- Saekyu Lee
- Paul N. Whatmough
- et al.
- 2018
- ESSCIRC 2018
ML-HW Co-Design of Noise-Robust TinyML Models and Always-On Analog Compute-in-Memory Edge Accelerator
- Chuteng Zhou
- Fernando Garcia Redondo
- et al.
- 2021
- IEEE Micro
CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip Development
- Paul N. Whatmough
- Marco Donato
- et al.
- 2020
- IEEE Micro