22nm High-performance SOI technology featuring dual-embedded stressors, Epi-Plate High-K deep-trench embedded DRAM and self-aligned Via 15LM BEOLS. NarasimhaP. Changet al.2012IEDM 2012
Demonstrating the benefits of source-mask optimization and enabling technologies through experiment and simulationsDavid MelvilleAlan E. Rosenbluthet al.2010SPIE Advanced Lithography 2010
High performance 32nm SOI CMOS with high-k/metal gate and 0.149μm 2 SRAM and ultra low-k back end with eleven levels of copperB. GreeneQ. Lianget al.2009VLSI Technology 2009