A high performance 90 nm SOI technology with 0.992 μm2 6T-SRAM cellMukesh KhareS. Kuet al.2002IEDM 2002
Thermally robust dual-work function ALD-MN x MOSFETs using conventional CMOS process flowD.-G. ParkZ. Luoet al.2004VLSI Technology 2004
Trimming of hard-masks by gaseous chemical oxide removal (COR) for sub-10nm gates/fins, for gate length control and for embedded logicWesley C. NatzleDavid Horaket al.2004ASMC 2004