Trimming of hard-masks by gaseous chemical oxide removal (COR) for sub-10nm gates/fins, for gate length control and for embedded logic

Abstract

A method for formation and control of silicon gates or fins uses trim of a hard mask by a new gaseous oxide etch. Logic blocks with two separately controlled gate lengths and dielectric thicknesses are embedded on chip.