S. Sattanathan, N.C. Narendra, et al.
CONTEXT 2005
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
S. Sattanathan, N.C. Narendra, et al.
CONTEXT 2005
Nanda Kambhatla
ACL 2004
John M. Boyer, Charles F. Wiecha
DocEng 2009
Rajeev Gupta, Shourya Roy, et al.
ICAC 2006