Chi-Leung Wong, Zehra Sura, et al.
I-SPAN 2002
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
Chi-Leung Wong, Zehra Sura, et al.
I-SPAN 2002
Marshall W. Bern, Howard J. Karloff, et al.
Theoretical Computer Science
Liqun Chen, Matthias Enzmann, et al.
FC 2005
Israel Cidon, Leonidas Georgiadis, et al.
IEEE/ACM Transactions on Networking