Rajiv Ramaswami, Kumar N. Sivarajan
IEEE/ACM Transactions on Networking
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
Rajiv Ramaswami, Kumar N. Sivarajan
IEEE/ACM Transactions on Networking
Lixi Zhou, Jiaqing Chen, et al.
VLDB
Ohad Shamir, Sivan Sabato, et al.
Theoretical Computer Science
Rolf Clauberg
IBM J. Res. Dev