Journal of the IEICE

Paper

01 Aug 2015

Wafer bumping technologies

Conference paper

Implementation challenges for scalable neuromorphic computing

Shintaro Yamamichi, Akihiro Horibe, et al.

VLSI Circuits 2017

Conference paper

Solder Injected through Via for Multi Stacked Wafers

Akihiro Horibe, Kuniaki Sueoka, et al.

ECTC 2016

Conference paper

Vertical integration after stacking (ViaS) process for low-cost and low-stress 3D silicon integration

Kuniaki Sueoka, Akihiro Horibe, et al.

3DIC 2015

Paper

Development and commercialization of solder bump fabrication technology with molten solder injection method

Toyohiro Aoki, Kazushige Toriyama, et al.

J. Jpn. Inst. Electron. Packag.

View all publications