Journal of the IEICE

Paper

01 Aug 2015

Wafer bumping technologies

Conference paper

Vertical integration after stacking (ViaS) process for low-cost and low-stress 3D silicon integration

Kuniaki Sueoka, Akihiro Horibe, et al.

3DIC 2015

Conference paper

Analysis of process dependent mechanical properties of sintered copper nanoparticle pillars for the plating-free bumping by finite element method

Sayuri Kohara, Toyohiro Aoki, et al.

ITherm 2022

Conference paper

IMC bonding for 3D interconnection

Katsuyuki Sakuma, Kuniaki Sueoka, et al.

ECTC 2010

Conference paper

Implementation challenges for scalable neuromorphic computing

Shintaro Yamamichi, Akihiro Horibe, et al.

VLSI Circuits 2017

View all publications