About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Design and Test of Computers
Paper
VHDL as Input for High-Level Synthesis
Abstract
The authors look at the feasibility of high-level synthesis from a behavioral, sequential description in VHDL. In some cases, the semantics and descriptive power of the language create difficulties for high-level synthesis. In other cases the high-level synthesis framework used imposes limitations. The authors suggest restrictions in the form of rules for overcoming these difficulties. They show that although VHDL semantics were initially defined in terms of simulation, they do not pose any fundamental problems for high-level synthesis. © 1991 IEEE