Integration of logic synthesis and high-level synthesis

Abstract

The relationship between high-level synthesis and logic synthesis is investigated and the factors that influence the interface between them are discussed. It is contended that there must be close integration of the two synthesis processes if automatic synthesis of efficient designs from behavioral specifications is to be useful. Results from several experiments that show some basic tradeoffs are given.