About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IRPS 2012
Conference paper
Usage-based degradation of SRAM arrays due to bias temperature instability
Abstract
We propose a novel approach to estimate the workload based degradation of SRAM array stability with time due to NBTI (in PFETs) and PBTI (in NFETs). Goal is to obtain a realistic Vmin guard-band instead of optimistic (alternating stress) or pessimistic (static stress) assumptions. We also represent usage-based approach as stress-corner based approach to simplify the burn-in stress tests. © 2012 IEEE.