About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE T-ED
Paper
Transistor Matching and Fin Angle Variation in FinFET Technology
Abstract
The introduction of FinFET architecture was expected to alleviate the issue of mismatch compared with planar technology, given the lower doping levels required. However, several authors have reported better mismatch results for planar technology suggesting additional challenges for FinFET architecture. An additional mechanism previously not considered arising from charge present at points of disturbance in the silicon lattice in tapering and wavering fins is shown to contribute to transistor mismatch. We show that including this mechanism improves the quantitative understanding of mismatch in FinFETs.