About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 2002
Conference paper
Thermal conductivity model for thin silicon-on-insulator layers at high temperatures
Abstract
Simulation of the temperature field in silicon-on-insulator (SOI) transistors is partially impaired at present by the lack of appropriate models and data for thermal conduction in thin silicon overlayer in SOI substrates. The present work develops simple algebraic expressions to account for the reduction in thermal conductivity due to the phonon-boundary scattering (size effect). The results are compared with the experimental data for pure silicon layers. The modeling focuses on temperature above 300 K and can be used to estimate the temperature field and improve the thermal design of SOI transistors.