About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE International SOI Conference 2002
Conference paper
0.25 V FDSOI CMOS technology for ultra-low voltage applications
Abstract
A symmetrical threshold voltage design for FDSOI CMOS devices provides a 103 ON-OFF current ratio to realize ultra-low voltage, low power operation. We describe FDSOI CMOS device electrical characteristics along with circuit operation at supply voltages as low as 0.25 V. A figure of merit of 5 fJ/stage is achieved at 0.25 V on 0.25 μm, 2-input NAND gate FDSOI CMOS ring oscillators. Series resistance and poly-depletion effects limit the performance of FDSOI CMOS devices and circuits.