About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
LEOS 2002
Conference paper
The silicon lateral trench detector in multi-Gb/s receiver systems
Abstract
Using a simple model based on a parallel plate approximation it was shown that a PIN receiver can out-perform an LTD analog but that the advantages of monolithic integration can in many cases make up for that difference. For bandwidths in excess of 3GHz, the cost advantages of a monolithic silicon technology make the LTD detector of choice in many applications especially for short haul speed links for computer interconnects.