About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SSDM 1990
Conference paper
Technology trends in sub-0.5 μm bipolar
Abstract
The technology trends in scaling silicon bipolar towards sub-0.5 μm dimensions are projected by examining the delay components in the power-delay characteristics of bipolar logic circuits. The directions for technology developments include (i) further reduction of the parasitics of the trench-isolated 'double-poly' self-aligned device structure, including the use of dielectric-filled deep trenches, shallow trenches, and emitter-trench butting, (ii) further optimization of the vertical device profile, including reduction of the emitter junction depth, and (iii) emphasis on minimizing the base-push-out effect by optimizing the collector doping profile while maintaining adequate E-C punch-through voltage. The new and exciting opportunities offered by heterojunction structures, epitaxy base, high-performance pnp, and low-temperature circuit operation are also discussed.