About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IITC 1998
Conference paper
Spiral and solenoidal inductor structures on silicon using Cu-damascene interconnects
Abstract
Spiral, multilevel spiral, and lateral solenoidal inductor structures are fabricated on silicon substrates using a Cu-damascene VLSI interconnect technology with a 4 μm-thick Cu top layer. Some chips are mounted on quartz substrates to suppress substrate losses. An 80-nH, 16-turn spiral inductor on quartz has a Q of 20, the highest recorded value to date for an integrated inductor of this size.