Conference paper
Generation of Stressmarks for Early Stage Soft-Error Modeling
Karthik Swaminathan, Ramon Bertran, et al.
DSN-S 2019
Review
Special series on harsh chips
Abstract
This introduction to the special series discusses the emerging field of harsh-environment-capable chips, or harsh chips. It also introduces the first two Harsh Chips articles in the issue.
Related
Conference paper
Metrics for architecture-level lifetime reliability analysis
Pradeep Ramachandran, Sarita V. Adve, et al.
ISPASS 2008
Víctor Jiménez, Francisco J. Cazorla, et al.
IEEE Micro
Victor Jimenez, Alper Buyuktosunoglu, et al.
HPCA 2015