Special series on harsh chips

Augusto Vega; Alper Buyuktosunoglu; Pradip Bose

doi:10.1109/MM.2014.102

IEEE Micro

Review

01 Nov 2014

Special series on harsh chips

Download paper

Abstract

This introduction to the special series discusses the emerging field of harsh-environment-capable chips, or harsh chips. It also introduces the first two Harsh Chips articles in the issue.

Conference paper

FitBit: Ensuring Robust and Secure Execution Through Runtime-Generated Stressmarks

Karthik Swaminathan, Ramon Bertran, et al.

HOST 2024

Conference paper

Generation of Stressmarks for Early Stage Soft-Error Modeling

Karthik Swaminathan, Ramon Bertran, et al.

DSN-S 2019

Paper

Machine learning techniques for taming the complexity of modern hardware design

Matt Ziegler, Ramon Bertran, et al.

IBM J. Res. Dev

Paper

Bounds modelling and compiler optimizations for superscalar performance tuning

Pradip Bose, Sunil Kim, et al.

Journal of Systems Architecture

View all publications

Abstract

Related

FitBit: Ensuring Robust and Secure Execution Through Runtime-Generated Stressmarks

Generation of Stressmarks for Early Stage Soft-Error Modeling

Machine learning techniques for taming the complexity of modern hardware design

Bounds modelling and compiler optimizations for superscalar performance tuning