About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 1995
Conference paper
Single-chip 1062 Mbaud CMOS transceiver for serial data communication
Abstract
The media independent functions specified in the emerging ANSI fibre channel standard is implemented at 1062.5 Mbaud. Integrated onto a single CMOS chip are: two phase-locked loops for clock generation and clock recovery, a selectable 1B or 2B parallel interface with corresponding multiplexer and demultiplexer for parallel-to-serial and serial-to-parallel conversion, word alignment logic for byte synchronization, 8B/10B coder and decoder, and high-speed differential CMOS PECL drivers and receivers for the serial I/O. This design achieves higher-speed operation than previous CMOS work with similar integration, and lower power dissipation with higher integration than bipolar implementations at comparable speeds.