About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Paper
Silicon and gallium arsenide field-effect transistors with Schottky-barrier gate
Abstract
Field-effect transistors with Schottky-barrier gates have been produced using epitaxial layers of n-type silicon on p-type substrates, and n-type gallium arsenide on semi-insulating substrates. Some simple design considerations are presented and the fabrication processes are discussed in detail. Comparisons are made between two different device geometries and between silicon and gallium arsenide devices. © 1969.