About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
DSN-S 2021
Conference paper
SERMiner : A Framework for Early-stage Reliability Estimation for IBM Processors
Abstract
Early stage modeling of processor reliability is a key feature in the design and manufacturing cycle of IBM server-class processors. In this paper, we present SERMiner, a highly adaptable methodology for early-stage processor reliability estimation. We demonstrate how this methodology can be used to evaluate potential processor vulnerability to soft errors. We carry out extensive evaluations to determine the vulnerability across a comprehensive suite of synthetic and real-world benchmarks and also show how this estimation evolves across different processor generations and stages of design.