About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICICDT 2014
Conference paper
Robust bias temperature instability refresh design and methodology for memory cell recovery
Abstract
We propose a robust hardware based methodology for efficient bias temperature instability recovery for SRAM designs. The methodology exploits existing memory infrastructure to enable fast and reliable cell data flipping. Most importantly, the proposed methodology allows for localized write back and inverted read operations thereby eliminating the need for explicit inversion. A detailed analysis illustrates minimal overhead in terms of both control signal and delays for the proposed design. The impact of supply voltage, process variations and bitline loading is evaluated. A leakage monitor is proposed to initiate and trigger the refresh. © 2014 IEEE.