EOS/ESD 2010
Conference paper

Pulsed gate dielectric breakdown in a 32 nm technology under different ESD stress configurations


We report pulsed high-k gate dielectric breakdown in various configurations emulating ESD stress in real input/output circuits. The stress on the receiver is of greater concern than is stress on the driver due to different gate oxide areas under stress. Methods to improve pad voltage tolerance for gate oxide breakdown are proposed.