Conference paper
3.5ns CMOS 64K ECL RAM at 77°K
S.E. Schuster, T.I. Chappell, et al.
VLSI Circuits 1988
Process test chips are fabricated along with chips containing experimental circuits in our laboratory in order to aid in forming a data base to characterize the technology. All the test sites are placed on a 6.35mm x 6.35mm chip with two distinct final wiring patterns. Wafers containing two chips of both types are processed along with the other substrates. Testing is done at the end of the run. Sites containing repetitive elements are populated at 1-10% of LSI density. © 1981 IEEE
S.E. Schuster, T.I. Chappell, et al.
VLSI Circuits 1988
L.M. Geppert, J.H. Greiner, et al.
IEEE Transactions on Magnetics
S.V. Kosonocky, A.A. Bright, et al.
VTS 1998
J.Y.-C. Sun, S. Klepner, et al.
ESSDERC 1988