Performance evaluation and validation of microprocessors

Abstract

An overview of the current challenges in pre-silicon evaluation and validation of microprocessors is presented. This is based largely on the Pradip Bose's own perspective, developed over many years of experience as a performance architect in IBM's PowerPC design projects. Bose considers improved intelligence in test case generation and coverage models as a key factor in meeting the future challenges in performance verification.