About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 2002
Conference paper
Performance enhancement on sub-70 nm strained silicon SOI MOSFETS on ultra-thin thermally mixed strained silicon/SiGe on insulator(TM-SGOI) substrate with raised S/D
Abstract
High quality ultra-thin thermally mixed strained silicon/SiGe on insulator (TM-SGOI) substrate was developed to combine the device benefits of strained silicon and SOI. 80-90% saturated drain current and electron mobility increase were shown in long channel nFET device. Results showed 20-25% device performance enhancement at 55 nm short channel strained silicon SGOI nFET devices.