E.F. Crabbe, J.M.C. Stork, et al.
IEDM 1990
Optimum intrinsic device switching time for a 7.5-nm gate-length Si n-channel double-gate field-effect transistor (DGFET) in the limit of pure ballistic transport occurs when channel quantization/transport directions are aligned to the 〈1 1 0〉/〈0 0 1〉 crystallographic directions, respectively. The computed switching time of 0.123 ps is 5% less than the value obtained with the more "conventional" alignment, i.e., 〈1 0 0〉/〈0 1 1〉. The change in switching time versus arbitrary crystallographic alignment is fully investigated and is compared to the case of the same DGFET made from Ge. © 2005 IEEE.
E.F. Crabbe, J.M.C. Stork, et al.
IEDM 1990
D.J. Frank, S.E. Laux, et al.
Device Research Conference 1993
S.E. Laux, F.H. Gaensslen
IEDM 1983
N. Sano, M.V. Fischetti, et al.
IWCE 1998