About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Electron Device Letters
Paper
Operation of a novel negative differential conductance transistor fabricated in a strained Si quantum well
Abstract
The operation of a negative differential conductance (NDC) transistor fabricated on a high-mobility Si/Si1-xGex heterostructure wafer is described. The drain characteristic of this device shows a large NDC with current peak-to-valley ratios as high as 600 (100) at T = 0.4 K (T = 1.3 K). The NDC can be modulated over a wide range of current levels by either of two separately-contacted gate electrodes. The device shows bistable switching behavior in both current- and voltage-controlled circuit configurations. The novel operating principle of this transistor is described, along with its potential for future logic and memory applications.