About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI Circuits 1990
Conference paper
NTL with complementary emitter-follower driver: A high-speed low-power push-pull logic circuit
Abstract
The author presents a high-speed low-power NTL (non-threshold-logic)-based push-pull circuit featuring a complementary emitter-follower driver. Compared with the standard NTL circuit, this circuit offers a much better balance between the pull-up and pull-down delay, improved scalability, and superior load driving capability. Simulation results based on a 0.8-μm double-poly self-aligned complementary bipolar technology indicate that, at a power consumption of 1.22 mW/gate, the circuit achieves a load driving capability of 70 ps/pF, about a four-times improvement over the 310-ps/pF for the standard NTL circuit.