About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2001
Conference paper
Performance analysis of tapered gate in PD/SOI CMOS technology
Abstract
"Tapered gate" is a device sizing methodology to improve the performance of critical paths in stacked circuit configurations. This paper presents a detailed study on the performance leverage of "taped gate" in a partially-depleted silicon-on-insulator (PD/SOI) technology. It is shown that because the reduced junction capacitance in PD/SOI device renders the series resistance reduction of the lower transistors in the stack more effective, a "tapered gate" in PD/SOI technology has slightly larger improvement in the rising-input delays for the higher pins and slightly larger degradation on the lower pin falling-input delays compared with bulk CMOS technology. The effects are also shown to be more pronounced for low-VT cases. The study demonstrates that "tapered" gate remains a viable device sizing technique/methodology for performance improvement in a PD/SOI technology.