Conference paper
500 MS/s 10-bit CMOS D/A converter
Peter Xiao, John Shin, et al.
ASICON 1996
Paper
Multilevel monolithic inductors in silicon technology
Abstract
Multilevel monolithic inductors implemented in a standard BiCMOS technology are presented. Use of top metal layers shunted with vias provides Q values approaching 10 at 2.4GHz and above 6 at 900MHz for a 2nH inductor. There is no modification to the conventional wiring metallurgy and no need for extra processing steps. © 1995, IEE. All rights reserved.
Related
Conference paper
RF and microwave building blocks in a standard BiCMOS technology
M. Soyuer, J.N. Burghartz, et al.
ISCAS 1996
Conference paper
Self-aligned bipolar npn transistor with 60 nm epitaxial base
J.N. Burghartz, S. Mader, et al.
IEDM 1989
J. Warnock, J.D. Cressler, et al.
IEDM 1991