About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ADMETA 2004
Conference paper
Low-k BEOL mechanical modeling
Abstract
Low dielectric constant (low-k) is achieved often at the cost of degraded mechanical properties, making it difficult to integrate the dielectric in the back end of line (BEOL) and to package low-k chips. Development of low-k technology becomes costly and time-consuming. Therefore, more frequently than before, people resort to modeling to understand mechanical issues and avoid failures. In this paper we present three multilevel patterned film models to examine channel cracking in low-k BEOL. The effects of copper features, caps and multilevel interconnects are investigated and their implications to BEOL fabrication are discussed. © 2005 Materials Research Society.