About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Abstract
Long (L/λj> 5) in-line Josephson junctions, with varying width along the length L of the device, are investigated as logic gates (‘Aj being the Josephson penetration depth). The devices realized have an asymmetric threshold characteristic with almost suppressed side-lobes, providing good logic gain and permitting logic fan-in with multiple control 1ines. Optimum conditions are found for junctions with width varying approximately sinusoidally along the device length. The so-called shaped junctions are incorporated in various flip-flop circuits to evaluate the transfer time and transfer efficiency of loop circuits, and in a self-resetting inverter circuit to demonstrate the feasibility of self-resetting logic. The principle of current steering and the relatively large operating currents (I G z: 6 mA) make the circuits suitable for medium-speed applications such as in the decode and control logic of a main-memory chip. For a fan-out of four, the minimum circuit delay is 300 ps, resulting in a power-delay product in the order of 3.10–15 J. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.