About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2010
Conference paper
Investigations of Cu bond structures and demonstration of a wafer-level 3D integration scheme with W TSVs
Abstract
Evaluations of two Cu bond structures, oxide-recessed and lock-n-key, are reported. In addition to excellent electrical characteristics of bonded via chain, alignment tests show lock-n-key bond structures have better performance than oxide-recessed ones. Finally a wafer-level three-dimensional (3D) integration scheme using lock-n-key Cu bond structure with W TSV is demonstrated. © 2010 IEEE.