About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Applied Physics Letters
Paper
Integration of self-assembled diblock copolymers for semiconductor capacitor fabrication
Abstract
Silicon capacitors with increased charge storage capacity over planar structures were produced by combining self-organizing diblock copolymer system with semiconductor processing. Diblock copolymer thin films were used as a mask for dry etching to roughen a silicon surface. This was done on a 30 nm length scale, which was well below photolithographic resolution limits. Silicon etch depth was correlated with capacitance values using electron microscopy. This block copolymer nanotemplating process is scalable to large wafer dimensions and compatible to standard semiconductor processing techniques.