About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
CSICS 2005
Conference paper
Electrical and optical transceivers for short-range data communication, fabricated in VLSI 90-nm bulk and SOI CMOS technology
Abstract
This paper presents a comprehensive overview on our recent high-speed high-density links designs in 90-nm bulk and SOI CMOS. A 12.5 GByte/s link macro is described. The macro consists of 10 channels at 12.5 Gb/s each. For very short links, i.e. on multi chip modules (MCM), a 20 Gb/s PAM4 transmitter and receiver is presented. Longer links can be realized by a low-power 4×10 Gb/s optical extension, also fabricated in CMOS. © 2005 IEEE.