About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Microelectronic Engineering
Paper
Dual layer SrTiO3/HfO2 gate dielectric for aggressively scaled band-edge nMOS devices
Abstract
We have fabricated TiN/Poly-Si gated MOS devices with SrTiO3/HfO2 dual layer gate dielectric. These gate dielectrics show EOT (Equivalent Oxide Thickness) scaling of less than 0.7 nm as well as large Vfb shift in the nMOS direction after conventional gate first process. A sweet spot is observed for 0.5 nm SrTiO3 where a band-edge effective work-function is obtained with improved EOT, reduced gate leakage and minimal hysteresis increase. But Sr diffuse into the interfacial layer leads to interface degradation. It is shown that proper PDA (post-deposition anneal) can improve interface quality while maintaining thinner EOT. © 2007 Elsevier B.V. All rights reserved.