Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Paper

A 0.94-ps-RMS-Jitter 0.016-mm ² 2.5-GHz Multiphase Generator PLL with 360° Digitally Programmable Phase Shift for 10-Gb/s Serial Links

Thomas Toifl, Christian Menolfi, et al.

IEEE Journal of Solid-State Circuits

Conference paper

A low-power 40 Gbit/s receiver circuit based on full-swing CMOS-style clocking

Thomas Toifl, Christian Menolfi, et al.

CSICS 2007

Conference paper

Occupancy sampling for terabit CEE switches

Fredy D. Neeser, Nikolaos I. Chrysos, et al.

HOTI 2012

Paper

A T-coil-enhanced 8.5 Gb/s high-swing SST transmitter in 65 nm bulk CMOS with < 16 dB return loss over 10 GHz bandwidth

Marcel Kossel, Christian Menolfi, et al.

IEEE Journal of Solid-State Circuits

View all publications

Abstract

Related

A 0.94-ps-RMS-Jitter 0.016-mm 2 2.5-GHz Multiphase Generator PLL with 360° Digitally Programmable Phase Shift for 10-Gb/s Serial Links

A low-power 40 Gbit/s receiver circuit based on full-swing CMOS-style clocking

Occupancy sampling for terabit CEE switches

A T-coil-enhanced 8.5 Gb/s high-swing SST transmitter in 65 nm bulk CMOS with &lt; 16 dB return loss over 10 GHz bandwidth

A 0.94-ps-RMS-Jitter 0.016-mm ² 2.5-GHz Multiphase Generator PLL with 360° Digitally Programmable Phase Shift for 10-Gb/s Serial Links

A T-coil-enhanced 8.5 Gb/s high-swing SST transmitter in 65 nm bulk CMOS with < 16 dB return loss over 10 GHz bandwidth