Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Conference paper

Power measurements and cooling of the DOME 28nm 1.8GHz 24-thread ppc64 μserver compute node

Conference paper

A 3.1mW/Gbps 30Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32nm CMOS

Paper

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

Conference paper

A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W/mm² at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS

View all publications

Abstract

Related

Power measurements and cooling of the DOME 28nm 1.8GHz 24-thread ppc64 μserver compute node

A 3.1mW/Gbps 30Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32nm CMOS

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W/mm2 at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS

A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W/mm² at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS