Thomas Toifl, Peter Buchmann, et al.
ESSCIRC 2014
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Thomas Toifl, Christian Menolfi, et al.
A-SSCC 2008
Marcel Kossel, Thomas Toifl, et al.
IEEE JSSC
Peter H. Baechtold, Michael P. Beakes, et al.
IEEE Journal of Solid-State Circuits