Peter H. Baechtold, Michael P. Beakes, et al.
IEEE Journal of Solid-State Circuits
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Maria Gabrani, Gero Dittmann, et al.
Computer Networks
David E. Taylor, Andreas Herkersdorf, et al.
IEEE/ACM Transactions on Networking
Rolf Clauberg
IBM J. Res. Dev