Marcel Kossel, Thomas Morf, et al.
IEEE Journal of Solid-State Circuits
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
David E. Taylor, Andreas Herkersdorf, et al.
IEEE/ACM Transactions on Networking
Peter Vettiger, Gian-Luca Bona, et al.
IEEE JQE
Thomas Toifl, Michael Ruegg, et al.
VLSI Circuits 2012