Marcel Kossel, Christian Menolfi, et al.
ISSCC 2008
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Nikolaos Chrysos, Fredy Neeser, et al.
Des Autom Embedded Syst
Conference paper
Occupancy sampling for terabit CEE switches
Fredy D. Neeser, Nikolaos I. Chrysos, et al.
HOTI 2012
Conference paper
Enabling FPGAs in hyperscale data centers
Jagath Weerasinghe, Francois Abel, et al.
UIC-ATC-ScalCom-CBDCom-IoP 2015