Performance evaluation of network processor architectures: Combining simulation with analytical estimation

Abstract

Simulation was combined with analytic estimation to study performance evaluation of network processor architectures. A scheme for the design space exploration of the systems-on-a-chip (SoC) architecture was proposed. The design process was separated into multiple stages, each having a different level of abstraction.