Jonathan A. Pellish, Robert A. Reed, et al.
IEEE TNS
Paper
Design implications of single event transients in a commercial 45 nm SOI device technology
Abstract
This paper presents modeling and measurements of single event transients in a commercial 45 nm SOI device technology. SETs in clock circuits and pass gates can cause upsets in circuit structures hardened against single event upsets. © 2006 IEEE.
Related
Jonathan A. Pellish, Michael A. Xapsos, et al.
IEEE TNS
James R. Schwank, Marty R. Shaneyfelt, et al.
IEEE TNS
Conference paper
SRAM SER in 90, 130 and 180 NM bulk and SOI technologies
Ethan H. Cannon, Daniel D. Reinhardt, et al.
IRPS 2004