Design implications of single event transients in a commercial 45 nm SOI device technology

Aj Kleinosowski; Ethan H. Cannon; Jonathan A. Pellish; Phil Oldiges; Larry Wissel

doi:10.1109/TNS.2008.2005191

IEEE TNS

Paper

01 Dec 2008

Design implications of single event transients in a commercial 45 nm SOI device technology

View publication

Abstract

This paper presents modeling and measurements of single event transients in a commercial 45 nm SOI device technology. SETs in clock circuits and pass gates can cause upsets in circuit structures hardened against single event upsets. © 2006 IEEE.

Paper

Single-event-upset critical charge measurements and modeling of 65 nm silicon-on-insulator latches and memory cells

Paper

Hardness assurance for proton direct ionization-induced SEEs using a high-energy proton beam

Paper

32 and 45 nm radiation-hardened-by-design (RHBD) SOI latches

Paper

Hardness assurance testing for proton direct ionization effects

View all publications

Abstract

Related

Single-event-upset critical charge measurements and modeling of 65 nm silicon-on-insulator latches and memory cells

Hardness assurance for proton direct ionization-induced SEEs using a high-energy proton beam

32 and 45 nm radiation-hardened-by-design (RHBD) SOI latches

Hardness assurance testing for proton direct ionization effects