About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Conference paper
Design and technology challenges for sub-0.5 μm CMOS and bipolar
Abstract
The design and technology problems that must be solved in order to realize the potential performance of sub-0.5-μm CMOS and bipolar devices are discussed. High-field and high-current-density effects are among the most important issues. The goal is to prevent these effects from becoming problems and yet achieve performance as expected from scaling. It is seen that there are no simple solutions. It is a matter of trading off performance with process complexity and/or reliability in an optimal manner. Scaling CMOS to about 50-nm channel length appears to be quite possible. However, scaling bipolar to much below 0.25 μm requires more understanding of the device physics and major technology breakthroughs.