About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IRPS 2014
Conference paper
Cross-layer system resilience at affordable power
Abstract
In this paper, we address the challenge of achieving very high energy efficiency, while meeting target levels of performance and resilience to transient errors. We focus mainly at the processor chip level, while keeping in mind two ends of the system spectrum: (a) low power, real-time constrained embedded systems; and (b) extreme-scale high performance systems (or supercomputers). We advocate and illustrate the use of cross-layer resilience optimization as a general solution strategy. © 2014 IEEE.